1	1. A method of forming a microelectronic structure, the method comprising:
2	forming an oxide layer upon a semiconductor substrate;
3	forming a first dielectric layer upon said oxide layer;
4	selectively removing said first dielectric layer to expose said oxide layer at
5	a plurality of areas;
6	forming a second dielectric layer over said oxide layer and said first dielectric
7	layer;
8	selectively removing said second dielectric layer to form a plurality of spacers
9	from said second dielectric layer, wherein each said spacer is situated upon said
10	oxide layer, is in contact with said first dielectric layer, and is adjacent to an area of
1	said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal layer, said conformal layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal layer and each said spacer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

2. A method according to Claim 1, further comprising forming a liner upon a sidewall of each said isolation trench.

	,	1
	6	
	7	
	8	
	9	
	10	
	11	
	12	
	13	
	14	
	15	
	16	
	17	
	18	
	19	
	20	
	21	
, , , , ,	22	
1	23	

25

26

1

2

3

4

- 3. A method according to Claim 2, wherein said a liner is a thermally grown oxide of said semiconductor substrate.
- 4. A method according to Claim 2, wherein forming said liner upon said sidewall of said isolation trench comprises deposition of a composition of matter.
- 5. A method according to Claim 1, further comprising forming a doped region below the termination of each said isolation trench within said semiconductor substrate.
- 6. A method according to Claim 1, wherein said upper surface for each said isolation trench is formed by chemical mechanical planarization.

	7	
	8	
	9	
	10	
	11	
	12	
	13	
	14	
	15	
	16	
	17	
	18	
	19	
~	20	
MPLE 4H 8411	21	
60 EAST SOUTH TEMPLE SALT LAKE CITY, UTAH 8411	22	
AST SO AKE CI	23	
60 E SALT I	24	
	25	
	26	

2

3

4

5

6

7. A method of forming a microelectronic structure, the method comprising: forming an oxide layer upon a semiconductor substrate; forming a first dielectric layer upon said oxide layer;

selectively removing said first dielectric layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer over said oxide layer and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is situated upon said oxide layer, is in contact with said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal layer, said conformal layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces, wherein:

material that is electrically insulative extends continuously between and within said plurality of isolation trenches;

said conformal layer and said spacers form said upper surface for each said isolation trench, each said upper surface being formed from said conformal layer and said spacer and being situated above said pad oxide layer; and

2

3

4

5

said first dielectric layer is in contact with at least a pair of said spacers and said pad oxide layer.

8. A method according to Claim 7, further comprising:

removing said pad oxide layer upon a portion of a surface of said semiconductor substrate; and

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate.

- 9. A method according to Claim 7, wherein said upper surface for each said isolation trench is formed in an etch process using an etch recipe that etches said first dielectric layer faster than said conformal layer and said spacers by a ratio in a range from of about 1:1 to about 2:1.
- 10. A method according to Claim 9, wherein said ratio is in a range from about 1.3:1 to about 1.7:1.
- 11. A method according to Claim 7, wherein said upper surface for each said isolation trench is formed by the steps comprising:

chemical mechanical planarization, wherein said conformal layer, said spacers, and said first dielectric layer form a planar first upper surface; and

an etch that forms a second upper surface, said second upper surface being situated above said pad oxide layer.

12.	A method according to Claim 11, wherein said etch uses an etch recipe that
etches said fi	rst dielectric layer faster than said conformal layer and said spacers by a ratio
in a range fro	om about 1:1 to about 2:1.

13. A method according to Claim 11, wherein said ratio in a range from about 1.3:1 to about 1.7:1.

		3
		4
		5
		6
		7
		5 6 7 8
		9
		10
	And the second s	11
	The state of	12
		13
	much aff then that could the H	14
	æjia E	15
		16
		17
		18
LEY		19
SEE		20
ER &	RATION AW)WER (PLE H 84111	21
	S AT LATE TO THE	22
IXDE	A PROFESSIONAL C ATTORNEYS 1000 EAGLE GA 60 EAST SOUTH SALT LAKE CITY,	23
z Ż	ATT ATT 1000 E 60 EA ALT LA	24
ORKMAN, NYDEO	. «	23242526
OR OR		26

14.	A method of forming a microelectronic structure, the method comprising:
	forming an oxide layer upon a semiconductor substrate;
	forming a silicon nitride layer upon said oxide layer;

selectively removing said silicon nitride layer to expose said oxide layer at a plurality of areas

forming a first silicon dioxide layer over said oxide layer and over said silicon nitride layer;

selectively removing said first silicon dioxide layer to form a plurality of spacers from said first silicon dioxide layer, wherein each said spacer is situated upon said oxide layer, is contact with said silicon nitride layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said senviconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

forming a corresponding electrically active region below the termination of said each said isolation trench within said semiconductor substrate;

forming a liner upon a sidewall of each said isolation trench, said liner ¥ extending from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate;

filling each said isolation trench with a second silicon dioxide layer, said second silicon dioxide layer within each said isolation trench extending above said oxide layer in contact with the corresponding pair of said spacers; and

selectively removing said second silicon dioxide layer and said spacers to form an upper surface for each said isolation trench that is co-planar to the other said upper surfaces and being situated above said pad oxide layer, wherein material that Sulli Bod

is electrically insulative extends continuously between and within said plurality of isolation trenches.

mb cl

15. A method according to Claim 14, wherein said a liner is a thermally grown oxide of said semiconductor substrate.

16. A method according to Claim 14, wherein said liner is composed of silicon nitride.

17. A method according to Chaim 15, further comprising:

removing said oxide layer upon a portion of a surface of said semiconductor substrate; and

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate.

WORKMAN, NYDEGGER & SEELEY

APPORESSIONAL CORPORATION

APPORESS AT CORPORATION

APPORESS AT CORPORATION

APPORT OF THE CORPORATIO

6

7

8

9

1.0	
18.	A method of a microelectronic structure, the method comprising:
7	forming an oxide layer upon a semiconfluctor substrate;
,	forming a polysilicon layer upon said oxide layer;
	forming a first dielectric layer upon said polysilicon layer;
	selectively removing said first dielectric layer and said polysilico

expose said oxide layer at a plurality of afeas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation/trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches;

wherein planarizing the conformal third layer to form therefrom said upper surface for each said isolation trench that is co-planar to the other said upper surfaces

2

3

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

24

25

26

- 19. A method according to Claim 18, wherein said upper surface for each said isolation trench is formed by chemical mechanical planarization.
- 20. A method according to Claim 18, further comprising forming a doped region below the termination of each said isolation trench within said semiconductor substrate.
- 21. A method according to Claim 18, further comprising, prior to filling each said isolation trench with said conformal third layer, forming a liner upon a sidewall of each said isolation trench that extends from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate, and wherein said conformal third layer is composed of an electrically conductive material.
- 22. A method according to Claim 21, wherein said a liner is a thermally grown oxide of said semiconductor substrate.
- 23. A method according to Claim 21, wherein forming said liner upon said sidewall of each said isolation trench comprises deposition of a composition of matter.

6

8

10

11

12

13

14

15

16

17

18

19

20

21

24

25

26

24. expose said oxide layer at a plurality of areas; polysilicon layer, and said first dielectric layer; adjacent to an area of said plurality of areas;

A method of a microelectronic structure, the method comprising: forming an oxide layer upon a semiconductor substrate; forming a polysilicon layer upon said bxide layer; forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to

forming a second dielectric layer conformally over said oxide layer, said

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is

forming a plurality of solation trenches extending below said oxide layer into and terminating within said/semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said solation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches;

wherein said upper surface for each said isolation trench is formed from said conformal third layer, said spacers, and said first dielectric layer.

The state of the s	11
	11
Į.j	12
	12
ī.i	13
£}	13
than had waf	14
= =	
	15
<u> </u>	
	16
£3	
the true true true the	17
1II	
W)	18
	19
	17
	20
V VER LE 84111	21
##SEE	21
IONAL CORPOI SNEYS AT LA BLE GATE TO SOUTH TEN E CITY, UTAI	22
5 W O H	
TORN TORN SAGLE AST SC	23
E8648	

2

3

4

5

6

7

8

9

	•
25.	A method of a microelectronic structure, the method comprising:
	forming an oxide layer upon a sem/conductor substrate;
	forming a polysilicon layer upon said oxide layer;
	forming a first dielectric layer upon said polysilicon layer;
	selectively removing said first/dielectric layer and said polysilicon
expose	e said oxide layer at a plurality/of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said/polysilicon layer and said first dielectric layer, and is adjacent to an area of said/plurality of areas;

forming a plufality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling |ach/said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

exposing said oxide layer upon a portion of a surface of said semiconductor substrate;

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate;

layer to

WORKMAN, NYDEGGER & SEELEY

أراأ all then find and if it that all that it had been all

forming a layer composed of polysition upon said gate oxide layer in contact with a pair of said spacers; and

selectively removing said third layer, said spacers and said layer composed of polysilicon to form a portion of at least one of said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

4

5

6

7

8

9

26.	A method of a microelectronic structure, the method comprising:
	forming an oxide layer upon a semiconductor substrate;
	forming a polysilicon layer upon said oxide layer;
	forming a first dielectric layer upon said polysilicon layer;

selectively removing said first dielectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

J

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilicon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within/said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer by an etch using an etch recipe that etches said first dielectric layer faster than said conformal third layer and said spacers by a ratio in a range from of about 1:1 to about 2:1 to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

26

27. A method according to Claim 26, wherein said ratio is in a range from about 1.3:1 to about 1.7:1.

28. A method of a microelectronic structure the method comprising: forming an oxide layer upon a semiconductor substrate;

forming a polysilicon layer upon said oxide layer;

forming a first dielectric layer upon said polysilicon layer;

selectively removing said first delectric layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a second dielectric layer conformally over said oxide layer, said polysilicon layer, and said first dielectric layer;

selectively removing said second dielectric layer to form a plurality of spacers from said second dielectric layer, wherein each said spacer is upon said oxide layer, is in contact with both said polysilieon layer and said first dielectric layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation trenches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

filling each said isolation trench with a conformal third layer, said conformal third layer extending above said oxide layer in contact with a corresponding pair of said spacers;

planarizing the conformal third layer to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces;

chemical mechanical planarization of said conformal third layer, said spacers, and said first dielectric layer to form a planar first upper surface; and

an etch that forms a planar second upper surface, said second upper surface being situated above said oxide layer;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trenches.

- 29. A method according to Claim 28, wherein said etch uses an etch recipe that etches said first dielectric layer taster than said conformal third layer and said spacers by a ratio in a range from about 1:1 to about 2:1.
- 30. A method of forming and filling an isolation trench according to Claim 28, wherein said ratio in a range from about 1.3:1 to about 1.7:1.

B3	\
3	

31.	A method of forming a microelectronic structure, the method comprising:
	forming a pad oxide layer upon a semiconductor substrate;
	forming a polysilicon layer upon said oxide layer;
	forming a silicon nitride layer upon said polysilicon layer;

selectively removing said silicon nitride layer and said polysilicon layer to expose said oxide layer at a plurality of areas;

forming a first silicon dioxide layer over said oxide layer and over said silicon nitride layer;

selectively removing said first silicon dioxide layer to form a plurality of spacers from said first silicon dioxide layer, wherein each said spacer is situated upon said oxide layer, is in contact with said silicon nitride layer and said polysilicon layer, and is adjacent to an area of said plurality of areas;

forming a plurality of isolation renches extending below said oxide layer into and terminating within said semiconductor substrate, wherein each said isolation trench is adjacent to and below a pair of said spacers and is situated at a corresponding area of said plurality of areas;

- forming a corresponding doped region below the termination of each said isolation trench within said semiconductor substrate;
- forming a liner upon a sidewall of each said isolation trench, each said liner extending from an interface thereof with said oxide layer to the termination of said isolation trench within said semiconductor substrate;

filling each said isolation trench with a second layer said second layer extending above said oxide layer in contact with a corresponding pair of said spacers; and

3

5

planarizing said second layer and each of said spacers to form therefrom an upper surface for each said isolation trench that is co-planar to the other said upper surfaces and is situated above said oxide layer;

wherein material that is electrically insulative extends continuously between and within said plurality of isolation trepches.

- 32. A method according to Claim 31, wherein each said liner is a thermally grown oxide of said semiconductor substrate, and wherein said second layer is composed on an electrically conductive material.
- 33. A method according to Claim 31, wherein each said liner is composed of silicon nitride, and wherein said second layer is composed on an electrically conductive material.

34, A method according to Claim 31, further comprising:

exposing said oxide layer upon a portion of a surface of said semiconductor substrate;

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate; and

forming a layer composed of polysilicon upon said gate oxide layer in contact with a pair of said spacers, and

selectively removing said layer composed of polysilicon to form a portion of at least one of said upper surfaces.

6

7

8

9

10

isolation trench:

A method for a microelectronic structure, the method comprising: 35. providing a semiconductor substrate having a top surface with an oxide layer thereon:

forming a polysilicon layer upon/said oxide layer;

forming a first layer upon said polysilicon layer;

forming a plurality of isolation trenches having electrically insulative material extending continuously between and within said plurality of isolation trenches, each said

having a space composed of a dielectric material upon said oxide layer in contact with said first layer and said polysilicon layer;

from an opening thereto at the top surface of said extending semiconductor substrate and below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said spacer;

having a second layer filling said isolation trench and extending above said oxide layer in contact with said spacer; and

having a planar upper surface formed from said second layer and said spacer and being situated above said oxide layer.

The method as defined in Claim 35, further comprising: 36. doping the semiconductor substrate with a dopant having a first conductivity type;

doping the semiconductor\substrate below each said isolation trench with a dopant having a second conductivity type opposite the first conductivity type to form a doped trench bottom that is below and in contact with a respective one of each said isolation trench.

	4
	5 6 7 8 9
	8
	9
	10
	11
	12
	13
	14
	15
	15 16 17
	17
	18 19
	19
_	20
OWER MPLE AH 8411	20212223
100 EAGLE GATE TOWER 60 EAST SOUTH TEMPLE SALT LAKE CITY, UTAH 8411	22
EAGLE AST SO AKE CI	23
1000 60 E SALT I	24
	25
	26

	37.	The method as defined	d in Claim 36, wherein the doped trench bottom has a
width,	each sa	id the isolation trench	has a width, and the width of each said doped trencl
bottom	is grea	ter than the width of th	e respective isolation trench.

38. A method for a microelectronic structure, the method comprising:

providing a semiconductor substrate having a top surface with an oxide layer thereon;

forming a first layer upon said oxide layer;

forming a plurality of isolation trenches having electrically insulative material extending continuously between and within said plurality of isolation trenches, each said isolation trench:

having a spacer composed of a dielectric material upon said oxide layer in contact with said first layer;

extending from an opening thereto at the top surface of said semiconductor substrate and below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said spacer;

having a second layer filling said isolation trench and extending above said oxide layer in contact with said spacer; and

having a planar upper surface formed from said second layer and said spacer and being situated above said oxide layer.

	theelt at mail at then that mail	if it than the the tent that that that
šY	H He Hard sell Beeck Beeck sell sell	
WORKMAN, NYDEGGER & SEELEY	A PROFESSIONAL CORPORATION	ATTORNEYS AT LAW

19

25

26

The method as defined in Claim 38, further comprising: 39. doping the semiconductor substrate with a dopant having a first conductivity type; and doping the semiconductor substrate below each said isolation trench with a dopant having a second conductivity type opposite the first conductivity type to form a doped trench bottom that is below and in contact with a respective one of said 6 isolation trenches. 7 8 The method as defined in Claim 39, wherein: 40. 9 the doped trench bottom has a width; 10 each said isolation trench has a width; and 11 the width of each said doped trench bottom is greater than the width of the 12 respective isolation trench. 13 14 15 16 17

	6
	7
	7 8
	9
	10
deed the stand sta	11
U.	12
	13
	14
= (** 	15
	15 16
	17
4	18
	19
, -	20
OWER OWER MPLE AH 8411	21
SYS AT I GATE 1 UTH TE	22
TROFESSIONAL CONTROLLENGE OF THE STATES OF T	23
A1 1000 60 E SALT I	24
	25
	26

2

3

4

5

1 1.	A method of a microelectronic structure, the method comprising	g:
	providing a semiconductor substrate having a top surface;	
	forming first and second isolation trenches each:	

extending into and being defined by the semiconductor substrate; having an opening thereto at the top surface of the semiconductor substrate; and

extending below and being centered between a pair of spacers situated above the top surface of the semiconductor substrate;

an electrically insulative material extends continuously between and within the first and second isolation trenches; and

a planar surface begins at the first isolation trench and extends continuously to the second isolation trench.

42. A method for a microelectronic structure, the method comprising:

providing a semiconductor substrate having a top surface with an oxide layer thereon;

forming a polysilicon layer upon said oxide layer; forming a first layer upon said polysilicon layer;

forming a first isolation structure including:

and wherein:

a first spacer composed of a dielectric material upon said oxide layer in contact with said first layer and said polysilicon layer; a first isolation trench extending from an opening thereto at the top surface of said semiconductor substrate and below said oxide layer into and terminating within said semiconductor substrate

WORKMAN, NYDEGGER & SEELEY

8 10 the state and all the time that and I set that sail the 11 12 13 14 15 16 17 4 18 19 20 21 23 24 25 26

2

3

5

6

7

adjacent to and below said first spacer) wherein said first spacer is situated on a side of said first isolation trench;

a second spacer composed of/a dielectric material upon said oxide layer in contact with said first layer and said polysilicon layer, said second spacer being situated on a side of said first isolation trench opposite the side of said first spacer;

forming a second isolation structure/including:

a first spacer composed of a dielectric material upon said oxide layer in contact with said first layer and said polysilicon layer;

a first isolation trench extending below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said first spacer of said second isolation structure, wherein said first spacer of said second isolation structure is situated on a side of said first isolation trench;

a second spacer composed of a dielectric material upon said oxide layer in contact with said first layer and said polysilicon layer, said second spacer of said second isolation structure being situated on a side of said first isolation trench opposite the side of said first spacer of said second isolation structure;

forming an active area located within said semiconductor substrate between said first and second isolation structures;

forming a second layer, composed of an electrically insulative material, filling said first and second isolation trenches and extending continuously therebetween and above said oxide layer in contact with said first and second spacers of said respective first and second isolation structures; and

3

7

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

forming a planar upper surface from said second layer and said first and second spacers of said respective first and second isolation structures, and being situated above said oxide layer.

A method of a microelectronic structure, the method comprising: 43.

providing a semiconductor substrate having a top surface with an oxide layer thereon;

forming a first layer upon said oxide layer; forming a first isolation structure including:

> a first spacer composed of a dielectric material upon said oxide layer in contact with said first layer;

> a first isolation trench extending from an opening thereto at the top surface of said semicanductor substrate and below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said first spacer, wherein said first spacer is situated on a side of said first isolation trench;

> a second space composed of a dielectric material upon said oxide layer in contact with said first layer, said second spacer being situated on a side of said first isolation trench opposite the side of said first spacer;

forming a second isolation structure including:

a first spacer composed of a dielectric material upon said oxide layer in dontact with said first layer;

a first solation trench extending below said oxide layer into and terminating within said semiconductor substrate adjacent to and below said first spacer of said second isolation structure, wherein said

WORKMAN, NYDEGGER & SEELEY

first spacer of said second isolation structure is situated on a side of said first isolation trench;

a second spacer composed of a dielectric material upon said oxide layer in contact with said first layer, said second spacer of said second isolation structure being situated on a side of said first isolation trench opposite the side of said first spacer of said second isolation structure;

forming an active area located within said semiconductor substrate between said first and second is plation structures;

forming a second layer, composed of an electrically insulative material, filling said first and second is plat on trenches and extending continuously therebetween and above said oxide layer in contact with said first and second spacers of said respective first and second isolation structures; and

forming a planar upper surface formed from said second layer and said first and second spacers of said respective first and second isolation structures, and being situated above said oxide layer.